VHDL Overview

Computer Organization & Embedded System — Hardware Description Language and IC Technology, NEC licence examination syllabus (Nepal Engineering Council).

VHDL Overview: describing hardware with text instead of drawing it

Same circuit, three completely different ways to write it down.

Before VHDL existed, engineers designed chips by literally drawing schematics by hand. Today, the actual chip inside your phone was described entirely in code like this — never hand-drawn at all. VHDL lets you describe digital circuits in code instead of drawing schematics, and simulators/synthesis tools turn that code into actual hardware.

entity HALF_ADDER is port (A, B : in std_logic; S, C : out std_logic); end HALF_ADDER;

Every VHDL design has these two parts: the entity (declares the input/output ports — the "black box" interface) and the architecture (the actual logic inside that box).

🎨 Three Modeling Styles

DataflowDescribe WHAT the circuit computes using concurrent signal assignments (like Boolean equations).

BehavioralDescribe HOW it behaves using a process block with sequential statements (like a mini-program).

StructuralDescribe the circuit as an interconnection of smaller component instances (like wiring pre-built parts together).

💡 Common short-answer: "Differentiate dataflow, behavioral, and structural modeling with one line each." Also know: library ieee; use ieee.std_logic_1164.all; is the standard header almost every VHDL file needs.

Syllabus points

Purpose + design/abstraction levels (behavioral, dataflow/RTL, structural)
Entity (ports) + Architecture (body)
Libraries & packages (IEEE, std_logic_1164)
Modeling styles: dataflow, behavioral, structural

Create a free account to tick topics off, take notes as you read, watch the video lessons and get a day-by-day study plan built around your exam date.